Astera Labs is seeking a Principal ATE Test Engineer in Santa Clara, CA to lead ATE solutions for mixed-signal SoCs. You will define and drive test strategy, collaborate with manufacturing partners, and own the product from design through ramp to high-volume production.
Candidates need hands-on, multi-project dedication and strong knowledge of high-speed protocols. The role demands expanding DFT techniques, wafer sort and final test, and experience with Teradyne/Advantest 93k platforms, along
#J-18808-Ljbffr