Apple is seeking a Design Verification Engineer in Beaverton, Oregon to verify the functionality and performance of Apple’s premier SOCs. You will develop test plans, coverage plans, and verification methodologies, and collaborate closely with design, architecture and software teams.
Strong experience in SystemVerilog, digital simulation, UVM, and C/C++ is preferred. BS degree with 3+ years of relevant industry experience is required.
#J-18808-Ljbffr