Etched is building a new category of AI hardware: frontier inference clusters. As a Physical Design Engineer, you will own block-level implementation from synthesis through GDSII sign-off and drive Block-level PPA optimization, collaborating closely with RTL designers to iterate rapidly and bring our products to market.
You will lead floorplanning, placement, clock tree synthesis, routing, timing closure, and sign-off across EM, IR drop, RC extraction, and antenna analysis, while supervising
#J-18808-Ljbffr