• Strong Verilog HDL and RTL design expertise.
• Good knowledge of CDC, reset design, pipelining, FIFO/memory, and synchronization.
• Experience with FPGA tools like Vivado, Quartus, Libero, Questa/ModelSim.
• Strong understanding of STA, timing constraints, timing closure, and clock architecture.
• Hands-on experience in FPGA hardware bring-up and debugging
Field-Programmable Gate Arrays Engineer (Raleigh) in raleigh at Unknown Company
This position is listed as full time and onsite.