A leading technology company in California is seeking a motivated design verification engineer to enhance their silicon development processes. This role focuses on creating comprehensive verification methodologies, with a strong emphasis on SystemVerilog and UVM, ensuring the development of efficient test environments. Ideal candidates will possess solid backgrounds in verification methods and have experience with both serial and parallel protocols. Competitive salary, stock options, and extensive benefits included.
#J-18808-Ljbffr
#J-18808-Ljbffr