DFT Engineering Director

Job TitleDigital ASIC Design Team EngineerCompanyQualcomm Technologies, Inc.Job AreaEngineering Group, Engineering Group > ASICS EngineeringGeneral SummaryAs a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all.ResponsibilitiesThe Digital ASIC Design Team is currently seeking candidates who will be responsible for the implementation and verification of advanced DFT/DFD (Design for Test/Design for Debug) techniques for low power, multi voltage designs. The successful candidate will help in the deployment of DFT methodologies that reduce test cost, increase product quality, and enhance yield learning on leading edge process technologies. The candidate should have solid hands-on experience with industry standard DFT techniques such as scan and MBIST.

Job responsibilities include DFT pattern generation, coverage analysis and debug as well as running and debugging gate level simulations. The ideal candidate will have experience in both pre, and post-silicon in the DFT domain.Minimum Qualifications- Bachelor's degree in Science, Engineering, or related field and 8+ years of ASIC design, verification, validation, integration, or related work experience. OR Master's degree in Science, Engineering, or related field and 7+ years of ASIC design, verification, validation, integration, or related work experience.

OR PhD in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience.Preferred Qualifications15+ years industry experience in the implementation and verification of advanced DFT/DFD (Design for Test/Design for Debug) techniques for low power and multi voltage domain designs. A strong fundamental knowledge of DFT is requiredUnderstanding of core-based test methodology and scan isolation.Knowledge of various fault models such as Stuck-at, Transition, Path Delay, Gate-Exhaustive, IDDQ, and Cell Aware.Knowledge in JTAG, Scan Compression, ATPG, Fault Simulation and at-speed testing.Experience with industry EDA ATPG and insertion tools.Experience in DFT implementation, Scan/ATPG, MBIST insertion/validation, coverage analysis.Company CommitmentQualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process.

Qualcomm is also committed to making our workplace accessible for individuals with disabilities.Pay Range and Benefits$216,400.00 - $324,600.00In addition to salary, Qualcomm offers a competitive annual discretionary bonus program and opportunity for annual RSU grants. Our highly competitive benefits package is designed to support your success at work, at home, and at play.