Multiple Design Verification (DV) Opportunities - U.S. Based (Hybrid & Onsite)
Read all the information about this opportunity carefully, then use the application button below to send your CV and application.
We are partnered with several cutting-edge semiconductor client s who are actively hiring Design Verification Engineer s across a range of domains. These roles are NOT fully remot e - each has a defined hybrid or onsite expectation, outlined below
If you’re a DV engineer exploring your next move, chances are one of these aligns we ll
Bay Area, CA – Onsite (4x/week)
DV Engineer – AI Native
• Deep experience verifying AI/ML accelerators, LLMs, TPUs, etc.
• 2–13 years of experience
Bay Area, CA – Hybrid
DV Engineers – Multiple Domains xhqgsiq
Looking for DV engineers with experience in one or more of the following:
• CPU / Processor
• Networking
• PCIe / Ethernet
• AI Accelerators
• UCIe / CXL
• NoC / NIC
• Memory Controller
Design Verification Engineer in united at Unknown Company
This position is listed as full time and hybrid.