Design Verification Engineer - First Silicon SoC

Apple in Cary, NC seeks an outstanding design verification engineer to enable first silicon for IP designs and to craft verification environments across multiple IP blocks.

You will develop DV methodologies, write test plans, and build scalable test benches with stimulus, checkers, and coverage tracking, driving completion to RTL freeze and tape‑out. Experience with SystemVerilog/UVM and scripting is preferred.