A semiconductor design company based in Chicago is seeking a Design Verification Engineer to ensure the functional correctness and reliability of complex semiconductor designs. Responsibilities include developing verification plans, building verification environments using SystemVerilog/UVM, and performing RTL debugging. The ideal candidate holds a relevant degree and has strong digital design understanding, UVM experience, and familiarity with simulation tools. This role plays a critical part in ensuring product readiness and quality before tape-out.
#J-18808-Ljbffr
#J-18808-Ljbffr