Unknown Company

Design Verification Engineer - ASIC & SystemVerilog (UVM)

austin, tx • Posted 6 days ago
Onsite Full Time Engineering

Amazon Kuiper Manufacturing Enterprises LLC is seeking an experienced verification engineer to define and implement digital chip SOCs for LEO satellite communications. You will work on state-of-the-art verification environments, test plans, and regressions, collaborating with design and systems teams to validate ASICs using Verilog/SystemVerilog and UVM.

You will contribute to automated regression frameworks and data organization while leveraging Matlab models and SystemC/C to ensure robust

#J-18808-Ljbffr
Back to Job Search