Job Overview
We are seeking a Physical Design Clock Engineer to work with microarchitecture, RTL design, CAD, block level and top level physical design teams to create best in class clocking solutions for next generation CPUs.
Responsibilities
- Perform jitter analysis and measurements and provide feedback to block level and top level physical design engineers on key fixes required.
- Work with design teams to understand, implement and validate CPU clocking.
- Drive overall clock generation and distribution methodology of CPU.
- Work with CAD and block level designers to implement the clocking techniques for optimizing skew and power.
Minimum Skills
- Experience in all aspects of construction and analysis of low skew and low power clock generation and distribution.
- Experience in clock H-tree, mesh, spines and CTS implementations.
- Good understanding of device physics, RC delay and electrical aspects.
- Proficiency in SPICE simulation and analysis for circuit design and verification.
Preferred Qualifications
- MS in Electrical Engineering; 4+ years of practical experience.
- Skilled in chip physical design, standard cell optimizations, and clock construction.
- Defined clock methodology across various designs.
- Preferred experience in deep submicron process technology nodes.
- Proficient in PLL specifications, clock skew estimation, and jitter measurements.
- Strong communication skills for team collaboration and issue resolution.
Minimum Qualifications
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 2+ years of Hardware Engineering, Software Engineering, Electrical Engineering, Systems Engineering, or related work experience. OR Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 1+ year of Hardware Engineering, Software Engineering, Electrical Engineering, Systems Engineering, or related work experience. OR PhD in Electrical Engineering, Computer Engineering, Computer Science, or related field.
Benefits
Pay range: $142,200.00 - $213,400.00. Competitive annual discretionary bonus program, opportunity for annual RSU grants.
Equal Opportunity Employer
Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification. If you are an individual with a disability and need an accommodation during the application/hiring process, Qualcomm is committed to providing an accessible process and will provide reasonable accommodations to support participation in the hiring process.
#J-18808-LjbffrCPU Server Physical Design Clock Engineer in santa clara at Unknown Company
This position is listed as full time and onsite.