Samsung Electronics America, Inc. seeks a senior Design Verification Engineer to verify coherent interconnect IPs and memory controllers for Exynos/SOC platforms. You will architect testbenches, develop verification environments, and collaborate across global teams to ensure high‑quality, low‑latency interconnect solutions.
The role emphasizes verification methodologies, power-aware flows, and thorough feature verification in a fast-paced, global environment.
#J-18808-Ljbffr