ASIC Verification Engineer - UVM/SystemVerilog Focus

Waymo is hiring for a verification engineer responsible for building high-performance verification environments for their autonomous vehicle platforms. The role involves collaborating with design teams on hardware specifications and requires significant expertise in UVM/SystemVerilog and Python.

This position follows a hybrid work schedule and offers a competitive salary range of $175,000-$215,000 along with a generous benefits program.