Unknown Company

ASIC Design Verification Engineering Leader

san jose, ca • Posted 1 weeks ago
Onsite Full Time General

ASIC Design Verification EngineerCome join us and take part in shaping Cisco's revolutionary solutions for data centers by designing some of the most complex chips being developed in the industry with the opportunity to get full exposure to all aspects of the systems and applications we build (Silicon, Hardware, Software, telemetry, security, etc). Our group offers a unique combination of a startup culture with the benefits of working for the leading networking company in the world!As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco's revolutionary data center solutions. You'll architect and develop DV infrastructure, create and execute comprehensive test plans, and ensure robust verification and coverage for complex chips.

Your collaboration with designers, architects, and software teams will help guarantee seamless integration and optimal performance of Cisco's hardware platforms.Architect block, cluster and top level DV environment infrastructureCreate DV infrastructure from scratch for block, cluster and top-level environmentsMaintaining existing DV environments and enhancing themEnsuring complete verification coverage through implementation and review of code and functional coverageWorking closely with ASIC designersSupporting tests done with emulationWork closely with software teams and debug issues found during firmware developmentResponsible for ASIC bring upMinimum Qualifications:Typically: Bachelors + 12 years of related experience, or Masters + 8 years of related experience, or PhD + 5 years of related experiencePrior experience with Verilog, SystemVerilog, and UVM within the last 2-3 years.Prior experience with scripting languages (i.e Perl or Python)Prior experience with ASIC design and verification processes, debugging, methodology, and tools.Prior experience in verifying blocks/clusters or full chip level for ASIC.Preferred Qualifications:Experience with Linux, C/C++, and/or Python/Perl.Experience with Veloce/Palladium/Zebu/HAPS is a plusPost-silicon lab bring-up experience.Strong domain experience on one or more protocols – PCIe, Ethernet, RDMA, TCP, Fiber Channel (FC)Experience with Formal verification (iev/vc formal/Jasper Gold)Experience with AI agents (i.e Cursor, Codex, CoPilot, etc…)Lead verification for a complete SOC or ASIC is a plusExperience with Forwarding logic/Parsers/P4 is a plusWhy Cisco?At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We've been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions.

Add to that our worldwide network of doers and experts, and you'll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.We are Cisco, and our power starts with you.

Back to Job Search