Apple Inc. in Santa Clara, CA, is seeking an engineer to join a team focused on ASIC design for next‑generation memory systems. The role emphasizes architecture research, RTL/micro-architecture work, and characterizing performance of high‑speed memory subsystems.
The candidate will contribute to DRAM interfaces, calibration techniques, and SOC memory hierarchies, collaborating with performance teams to optimize power, area, and speed.
#J-18808-Ljbffr