Standard Job Description
nLockheed Martin Missiles and Fire Control (MFC) is seeking an experienced Senior Staff FPGA Engineer to lead the development of advanced RF target-generation capabilities for Hardware-in-the-Loop (HWIL) simulation systems.
nIn this role, the selected candidate will provide technical leadership for the architecture, design, implementation, integration, and verification of high-performance FPGA-based digital signal-processing solutions. The engineer will work with multidisciplinary teams to develop real-time RF stimulus and target-generation systems used to test and evaluate radar, seeker, electronic-warfare, and other RF-enabled products.
nThe ideal candidate will have extensive experience with AMD/Xilinx RFSoC devices, FPGA development, digital RF systems, and real-time HWIL environments. Responsibilities will span the full engineering lifecycle, from requirements development and architecture trades through laboratory integration, troubleshooting, qualification, and deployment.
nKey Responsibilities
n- n
- n
Serve as a technical expert for FPGA-based RF Target Generation and HWIL system development.
n n - n
Develop and maintain FPGA and RFSoC architectures supporting real-time waveform generation, signal processing, data movement, and system control.
n n - n
Design, implement, simulate, and verify FPGA logic using SystemVerilog.
n n - n
Develop RFSoC solutions incorporating high-speed ADCs/DACs, digital up/down conversion, numerically controlled oscillators, channelization, filtering, modulation, and waveform playback.
n n - n
Integrate FPGA designs with embedded processors, software applications, RF hardware, test equipment, and HWIL simulation infrastructure.
n n - n
Perform system timing, latency, throughput, synchronization, and resource-utilization analyses.
n n - n
Develop interfaces using technologies such as AXI4, JESD204, PCIe, Ethernet, Aurora, DDR memory, and high-speed serial transceivers.
n n - n
Develop verification strategies, test benches, automated tests, and objective evidence demonstrating compliance with system requirements.
n n - n
Collaborate with systems, software, hardware, RF, modeling and simulation, integration, and test engineers.
n n
Basic Qualifications
n- n
- n
Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related technical discipline, with significant relevant professional experience
n n - n
Six+ years of experience with FPGA Firmware devlopment
n n - n
Extensive experience designing and implementing FPGA-based systems.
n n - n
Proficiency in SystemVerilog.
n n - n
Experience with AMD/Xilinx FPGA development tools, including Vivado and associated simulation and debugging tools.
n n - n
Experience developing FPGA-based digital signal-processing functions.
n n - n
Experience with high-speed data interfaces, clock-domain crossing, timing closure, and FPGA resource optimization.
n n - n
Experience performing hardware integration and troubleshooting using laboratory equipment such as oscilloscopes, spectrum analyzers, signal generators, and logic analyzers.
n n - n
Understanding of digital communications, sampled-data systems, signal processing, and RF fundamentals.
n n - n
Experience developing requirements, architecture documentation, design descriptions, verification procedures, and test reports.
n n - n
Active secret security clearance
n n
Desired Skills
n- n
- n
Hands-on experience with AMD/Xilinx Zynq UltraScale+ RFSoC devices, evaluation platforms, and production RFSoC hardware.
n n - n
Experience configuring and using RFSoC RF Data Converter tiles, multi-tile synchronization, digital up/down converters, mixers, NCOs, interpolation, and decimation.
n n - n
Experience developing RF Target Generation, radar stimulation, electronic warfare, communications, or signal environment simulation systems.
n n - n
Experience with real-time HWIL or closed-loop simulation systems.
n n - n
Knowledge of radar or seeker phenomenology, including target returns, Doppler, range delay, amplitude and phase control, antenna effects, clutter, noise, and electronic countermeasures.
n n - n
Experience implementing high-throughput waveform generation or signal processing pipelines.
n n - n
Experience with MATLAB/Simulink, Python, C/C++, and model-based FPGA development tools such as HDL Coder or System Generator.
n n - n
Experience with embedded Linux, bare-metal software, or processing-system development on Zynq/RFSoC platforms.
n n - n
Experience with AXI4, AXI4-Stream, DMA, DDR memory controllers, PCIe, Ethernet, Aurora, JESD204, and high-speed serial transceivers.
n n - n
Knowledge of clocking, synchronization, deterministic latency, phase coherence, and multi-channel calibration.
n n - n
Experience with FPGA verification methodologies, including SystemVerilog assertions, constrained-random testing, UVM, code coverage, and hardware-based verification.
n n - n
Experience implementing automated build, simulation, regression-test, and continuous-integration workflows.
n n - n
Familiarity with Git or equivalent configuration-management systems.
n n
Pay Information
nFull-Time Salary Range: $ - $
nAt Lockheed Martin, we know mission success starts with taking care of our people. Our Total Rewards program is designed to attract top talent, support your well-being, and help you grow—both professionally and personally.
nThe salary range for this position is as listed on the requisition. Please note that the salary information listed is a general guideline only. Lockheed Martin considers factors such as (but not limited to) scope and responsibilities of the position, candidate's work experience, education/ training, key skills as well as market(work location) and business considerations when extending an offer.
nBenefits offered: Medical, Dental, Vision, Flexible work arrangements and schedules (e.g., 4x10), 401(k) match, Paid time off, Holidays, Parental Leave, EAP, Flexible Spending Accounts, Education Assistance, Life Insurance, Short-Term Disability, and Long-Term Disability.
n- n
- n
Annual short-term and/or long-term incentive compensation programs may be offered depending on the position. Payments under these annual programs are not guaranteed and can vary from year to year and are tied to a range of performance metrics.
n n - n
For (Washington state applicants only) Non-represented full-time employees: accrue at least 10 hours per month of Paid Time Off (PTO) to be used for incidental absences and other reasons; receive at least 90 hours for holidays. Represented full time employees accrue 6.67 hours of Vacation per month; accrue up to 52 hours of sick leave annually; receive at least 96 hours for holidays. PTO, Vacation, sick leave, and holiday hours are prorated based on start date during the calendar year.
n n
ASIC & FPGA Design Engineer Sr (E5) | Orlando, FL in orlando at Unknown Company
This position is listed as full time and onsite.